FORM PTO-1449 (REV.7-80)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			ATTY. DOCKET NO. 500125.02		APPLICATION NO. 10/007,871			
DINFOR	MATION DISCLOSU	APPLICANT(S) Brian W. Huber et al.								
		(Use several sheets if necessary)						ART UNIT		
FIAR O		U.S. I	PATENT	DOCUMENTS						
MANUNED	DOCUMENT NUMBER DATE			NAME		ASS S	SUBCLASS	FILING DATE		
A	<u> </u>								<u></u>	
Al	3									
٨١					1000	11				
A							nary Examiner			
		EOREIG	IN PATE	NT DOCUMENTS		•				
 	DOCUMENT NUMBER	DATE		COUNTRY	CL	ASS S	SUBCLASS	TRANS	LATION	
								YES	NO	
<u> </u>	2		- Aliet C	Nguyen						
A	F		- Syma	√ EXSWILLO						
	ОТНІ	ER PRIOR AR	RT (Including	Author, Title, Date, Pertinen	Pages, Etc	.)				
WA	Chinnery, D.G. et al., "Achieving 550 MHz in an ASIC Methodology," Department of EECS, University of California at Berkeley, 2001, 6 pages.									
WA	Friedman, Eby G., "Clock Distribution Networks in Synchronous Digital Integrated Circuits," Invited Paper, IEEE, Vol. 89, No. 5, May 2001, pp. 665-692.									
WA	Friedman, Eby G. et al., "Design and Analysis of a Hierarchical Clock Distribution System for Synchronous Standard Cell/Macrocell VLSI," IEEE, Vol. SC-21, No. 2, April 1986, pp. 240-246.									
W	IBM, "Method of Deskewing Data Pulses," IBM Technical Disclosure Bulletin, Vol. 28, No. 6, November 1985, pp. 2658-2659.									
WA	Montanaro, James et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor," IEEE, Vol. 31, No. 11, November 1996, pp. 1703-1714.									
W		Nomura, Masahiro et al., "A 300-MHz 16-b, 0.5-µm BiCMOS Digital Signal Processor Core LSI," IEEE, Vol. 29, No. 3, March 1994, pp. 290-297.								
W	Tokumaru, Take August 1989, pp	-	ign of a 3	2-bit Microprocesso		'IEEE, /	Vol. 24	, No. 4	,	
EXAMINER	V. Noue	ven	visi Prime	DATE CONSIDERI 2. NGUYÊN NY EXAMINEN	3/	21/	04			